2022-05-15 02:06:02 +02:00
|
|
|
// SPDX-FileCopyrightText: 2014 Citra Emulator Project
|
|
|
|
|
// SPDX-License-Identifier: GPL-2.0-or-later
|
2014-04-04 22:26:06 -04:00
|
|
|
|
|
|
|
|
#pragma once
|
|
|
|
|
|
2018-01-09 21:33:46 +00:00
|
|
|
#include <array>
|
2022-06-06 12:56:01 -04:00
|
|
|
#include <span>
|
2023-02-05 14:22:02 -05:00
|
|
|
#include <string>
|
2019-05-17 21:43:26 -04:00
|
|
|
#include <vector>
|
2022-05-31 14:37:37 -04:00
|
|
|
|
2022-02-02 12:59:36 -05:00
|
|
|
#include "common/common_funcs.h"
|
2014-04-08 20:15:08 -04:00
|
|
|
#include "common/common_types.h"
|
2020-02-29 13:58:50 -04:00
|
|
|
#include "core/hardware_properties.h"
|
2018-09-20 19:28:48 -04:00
|
|
|
|
2019-04-09 13:25:54 -04:00
|
|
|
namespace Common {
|
|
|
|
|
struct PageTable;
|
|
|
|
|
}
|
|
|
|
|
|
2018-09-20 19:28:48 -04:00
|
|
|
namespace Kernel {
|
|
|
|
|
enum class VMAPermission : u8;
|
2022-06-06 12:56:01 -04:00
|
|
|
enum class DebugWatchpointType : u8;
|
|
|
|
|
struct DebugWatchpoint;
|
|
|
|
|
} // namespace Kernel
|
2014-04-04 22:26:06 -04:00
|
|
|
|
2018-08-24 21:43:32 -04:00
|
|
|
namespace Core {
|
2019-11-26 14:10:49 -05:00
|
|
|
class System;
|
2020-02-24 22:04:12 -04:00
|
|
|
class CPUInterruptHandler;
|
2018-08-24 21:43:32 -04:00
|
|
|
|
2022-06-06 12:56:01 -04:00
|
|
|
using WatchpointArray = std::array<Kernel::DebugWatchpoint, Core::Hardware::NUM_WATCHPOINTS>;
|
2020-02-29 13:58:50 -04:00
|
|
|
|
2023-06-12 21:34:25 -04:00
|
|
|
// NOTE: these values match the HaltReason enum in Dynarmic
|
|
|
|
|
enum class HaltReason : u64 {
|
|
|
|
|
StepThread = 0x00000001,
|
|
|
|
|
DataAbort = 0x00000004,
|
|
|
|
|
BreakLoop = 0x02000000,
|
|
|
|
|
SupervisorCall = 0x04000000,
|
|
|
|
|
InstructionBreakpoint = 0x08000000,
|
|
|
|
|
PrefetchAbort = 0x20000000,
|
|
|
|
|
};
|
|
|
|
|
DECLARE_ENUM_FLAG_OPERATORS(HaltReason);
|
|
|
|
|
|
|
|
|
|
enum class Architecture {
|
|
|
|
|
Aarch32,
|
|
|
|
|
Aarch64,
|
|
|
|
|
};
|
|
|
|
|
|
2018-09-18 02:49:40 -04:00
|
|
|
/// Generic ARMv8 CPU interface
|
2022-02-02 12:59:36 -05:00
|
|
|
class ARM_Interface {
|
2014-04-04 22:26:06 -04:00
|
|
|
public:
|
2022-02-02 12:59:36 -05:00
|
|
|
YUZU_NON_COPYABLE(ARM_Interface);
|
|
|
|
|
YUZU_NON_MOVEABLE(ARM_Interface);
|
|
|
|
|
|
2022-07-07 20:06:46 -04:00
|
|
|
explicit ARM_Interface(System& system_, bool uses_wall_clock_)
|
|
|
|
|
: system{system_}, uses_wall_clock{uses_wall_clock_} {}
|
2019-11-26 14:10:49 -05:00
|
|
|
virtual ~ARM_Interface() = default;
|
2014-04-04 22:26:06 -04:00
|
|
|
|
2020-03-01 23:46:10 -05:00
|
|
|
struct ThreadContext32 {
|
2020-03-20 22:37:42 -04:00
|
|
|
std::array<u32, 16> cpu_registers{};
|
2020-06-19 19:40:07 -04:00
|
|
|
std::array<u32, 64> extension_registers{};
|
2020-03-20 22:37:42 -04:00
|
|
|
u32 cpsr{};
|
|
|
|
|
u32 fpscr{};
|
|
|
|
|
u32 fpexc{};
|
|
|
|
|
u32 tpidr{};
|
2020-03-01 23:46:10 -05:00
|
|
|
};
|
|
|
|
|
// Internally within the kernel, it expects the AArch32 version of the
|
|
|
|
|
// thread context to be 344 bytes in size.
|
2020-06-19 19:40:07 -04:00
|
|
|
static_assert(sizeof(ThreadContext32) == 0x150);
|
2020-03-01 23:46:10 -05:00
|
|
|
|
|
|
|
|
struct ThreadContext64 {
|
2020-03-20 22:37:42 -04:00
|
|
|
std::array<u64, 31> cpu_registers{};
|
|
|
|
|
u64 sp{};
|
|
|
|
|
u64 pc{};
|
|
|
|
|
u32 pstate{};
|
|
|
|
|
std::array<u8, 4> padding{};
|
|
|
|
|
std::array<u128, 32> vector_registers{};
|
|
|
|
|
u32 fpcr{};
|
|
|
|
|
u32 fpsr{};
|
|
|
|
|
u64 tpidr{};
|
2016-12-22 00:08:09 -05:00
|
|
|
};
|
2018-09-29 17:58:26 -04:00
|
|
|
// Internally within the kernel, it expects the AArch64 version of the
|
|
|
|
|
// thread context to be 800 bytes in size.
|
2020-03-01 23:46:10 -05:00
|
|
|
static_assert(sizeof(ThreadContext64) == 0x320);
|
2016-12-22 00:08:09 -05:00
|
|
|
|
2018-02-14 18:47:48 +01:00
|
|
|
/// Runs the CPU until an event happens
|
2022-05-31 14:37:37 -04:00
|
|
|
void Run();
|
2014-05-17 11:59:18 -04:00
|
|
|
|
2016-06-27 21:38:49 +03:00
|
|
|
/// Clear all instruction cache
|
|
|
|
|
virtual void ClearInstructionCache() = 0;
|
|
|
|
|
|
2020-11-13 23:20:32 -08:00
|
|
|
/**
|
|
|
|
|
* Clear instruction cache range
|
|
|
|
|
* @param addr Start address of the cache range to clear
|
|
|
|
|
* @param size Size of the cache range to clear, starting at addr
|
|
|
|
|
*/
|
2023-03-17 21:26:04 -04:00
|
|
|
virtual void InvalidateCacheRange(u64 addr, std::size_t size) = 0;
|
2020-11-13 23:20:32 -08:00
|
|
|
|
|
|
|
|
/**
|
|
|
|
|
* Notifies CPU emulation that the current page table has changed.
|
|
|
|
|
* @param new_page_table The new page table.
|
|
|
|
|
* @param new_address_space_size_in_bits The new usable size of the address space in bits.
|
|
|
|
|
* This can be either 32, 36, or 39 on official software.
|
|
|
|
|
*/
|
2019-04-09 13:25:54 -04:00
|
|
|
virtual void PageTableChanged(Common::PageTable& new_page_table,
|
|
|
|
|
std::size_t new_address_space_size_in_bits) = 0;
|
2017-09-24 22:44:13 +01:00
|
|
|
|
2014-04-05 15:23:59 -04:00
|
|
|
/**
|
|
|
|
|
* Set the Program Counter to an address
|
|
|
|
|
* @param addr Address to set PC to
|
|
|
|
|
*/
|
2017-08-28 21:09:42 -04:00
|
|
|
virtual void SetPC(u64 addr) = 0;
|
2014-04-05 15:23:59 -04:00
|
|
|
|
|
|
|
|
/*
|
|
|
|
|
* Get the current Program Counter
|
|
|
|
|
* @return Returns current PC
|
|
|
|
|
*/
|
2017-08-28 21:09:42 -04:00
|
|
|
virtual u64 GetPC() const = 0;
|
2014-04-05 15:23:59 -04:00
|
|
|
|
2022-04-20 20:17:48 -04:00
|
|
|
/**
|
|
|
|
|
* Get the current Stack Pointer
|
|
|
|
|
* @return Returns current SP
|
|
|
|
|
*/
|
|
|
|
|
virtual u64 GetSP() const = 0;
|
|
|
|
|
|
2014-04-05 15:23:59 -04:00
|
|
|
/**
|
|
|
|
|
* Get an ARM register
|
2017-08-28 21:09:42 -04:00
|
|
|
* @param index Register index
|
2014-04-05 15:23:59 -04:00
|
|
|
* @return Returns the value in the register
|
|
|
|
|
*/
|
2020-10-20 19:07:39 -07:00
|
|
|
virtual u64 GetReg(int index) const = 0;
|
2014-04-05 15:23:59 -04:00
|
|
|
|
2014-04-10 19:57:56 -04:00
|
|
|
/**
|
|
|
|
|
* Set an ARM register
|
2017-08-28 21:09:42 -04:00
|
|
|
* @param index Register index
|
2014-04-10 19:57:56 -04:00
|
|
|
* @param value Value to set register to
|
|
|
|
|
*/
|
2020-10-20 19:07:39 -07:00
|
|
|
virtual void SetReg(int index, u64 value) = 0;
|
2014-04-10 19:57:56 -04:00
|
|
|
|
2015-08-06 21:24:25 -04:00
|
|
|
/**
|
2018-09-18 02:49:40 -04:00
|
|
|
* Gets the value of a specified vector register.
|
|
|
|
|
*
|
|
|
|
|
* @param index The index of the vector register.
|
|
|
|
|
* @return the value within the vector register.
|
2015-08-06 21:24:25 -04:00
|
|
|
*/
|
2020-10-20 19:07:39 -07:00
|
|
|
virtual u128 GetVectorReg(int index) const = 0;
|
2015-08-06 21:24:25 -04:00
|
|
|
|
|
|
|
|
/**
|
2018-09-18 02:49:40 -04:00
|
|
|
* Sets a given value into a vector register.
|
|
|
|
|
*
|
|
|
|
|
* @param index The index of the vector register.
|
|
|
|
|
* @param value The new value to place in the register.
|
2015-08-06 21:24:25 -04:00
|
|
|
*/
|
2020-10-20 19:07:39 -07:00
|
|
|
virtual void SetVectorReg(int index, u128 value) = 0;
|
2015-08-06 21:24:25 -04:00
|
|
|
|
2014-04-05 15:23:59 -04:00
|
|
|
/**
|
2018-09-18 02:49:40 -04:00
|
|
|
* Get the current PSTATE register
|
|
|
|
|
* @return Returns the value of the PSTATE register
|
2014-04-05 15:23:59 -04:00
|
|
|
*/
|
2018-09-18 02:49:40 -04:00
|
|
|
virtual u32 GetPSTATE() const = 0;
|
2014-04-05 01:23:28 -04:00
|
|
|
|
2014-05-11 22:14:13 -04:00
|
|
|
/**
|
2018-09-18 02:49:40 -04:00
|
|
|
* Set the current PSTATE register
|
|
|
|
|
* @param pstate Value to set PSTATE to
|
2014-05-11 22:14:13 -04:00
|
|
|
*/
|
2018-09-18 02:49:40 -04:00
|
|
|
virtual void SetPSTATE(u32 pstate) = 0;
|
2014-05-11 22:14:13 -04:00
|
|
|
|
2023-03-17 21:26:04 -04:00
|
|
|
virtual u64 GetTlsAddress() const = 0;
|
2017-09-30 14:16:39 -04:00
|
|
|
|
2023-03-17 21:26:04 -04:00
|
|
|
virtual void SetTlsAddress(u64 address) = 0;
|
2017-09-30 14:16:39 -04:00
|
|
|
|
2018-09-18 02:49:40 -04:00
|
|
|
/**
|
|
|
|
|
* Gets the value within the TPIDR_EL0 (read/write software thread ID) register.
|
|
|
|
|
*
|
|
|
|
|
* @return the value within the register.
|
|
|
|
|
*/
|
2018-07-20 19:57:45 -05:00
|
|
|
virtual u64 GetTPIDR_EL0() const = 0;
|
|
|
|
|
|
2018-09-18 02:49:40 -04:00
|
|
|
/**
|
|
|
|
|
* Sets a new value within the TPIDR_EL0 (read/write software thread ID) register.
|
|
|
|
|
*
|
|
|
|
|
* @param value The new value to place in the register.
|
|
|
|
|
*/
|
2018-07-20 19:57:45 -05:00
|
|
|
virtual void SetTPIDR_EL0(u64 value) = 0;
|
|
|
|
|
|
2023-06-12 21:34:25 -04:00
|
|
|
virtual Architecture GetArchitecture() const = 0;
|
|
|
|
|
virtual void SaveContext(ThreadContext32& ctx) const = 0;
|
|
|
|
|
virtual void SaveContext(ThreadContext64& ctx) const = 0;
|
2020-03-01 23:46:10 -05:00
|
|
|
virtual void LoadContext(const ThreadContext32& ctx) = 0;
|
|
|
|
|
virtual void LoadContext(const ThreadContext64& ctx) = 0;
|
2023-07-01 15:00:39 -07:00
|
|
|
void LoadWatchpointArray(const WatchpointArray* wp);
|
2014-05-20 18:50:16 -04:00
|
|
|
|
2018-09-18 02:49:40 -04:00
|
|
|
/// Clears the exclusive monitor's state.
|
2018-07-16 11:24:00 +01:00
|
|
|
virtual void ClearExclusiveState() = 0;
|
|
|
|
|
|
2022-04-03 16:29:05 +01:00
|
|
|
/// Signal an interrupt and ask the core to halt as soon as possible.
|
|
|
|
|
virtual void SignalInterrupt() = 0;
|
|
|
|
|
|
2022-07-07 20:06:46 -04:00
|
|
|
/// Clear a previous interrupt.
|
|
|
|
|
virtual void ClearInterrupt() = 0;
|
|
|
|
|
|
2019-05-17 21:43:26 -04:00
|
|
|
struct BacktraceEntry {
|
|
|
|
|
std::string module;
|
|
|
|
|
u64 address;
|
|
|
|
|
u64 original_address;
|
|
|
|
|
u64 offset;
|
|
|
|
|
std::string name;
|
|
|
|
|
};
|
|
|
|
|
|
2022-04-20 20:17:48 -04:00
|
|
|
static std::vector<BacktraceEntry> GetBacktraceFromContext(System& system,
|
|
|
|
|
const ThreadContext32& ctx);
|
2020-03-20 14:05:47 -04:00
|
|
|
static std::vector<BacktraceEntry> GetBacktraceFromContext(System& system,
|
|
|
|
|
const ThreadContext64& ctx);
|
|
|
|
|
|
2023-06-12 21:34:25 -04:00
|
|
|
std::vector<BacktraceEntry> GetBacktrace() const;
|
2018-12-30 20:44:46 -05:00
|
|
|
void LogBacktrace() const;
|
2019-11-26 14:10:49 -05:00
|
|
|
|
|
|
|
|
protected:
|
|
|
|
|
/// System context that this ARM interface is running under.
|
|
|
|
|
System& system;
|
2022-06-06 12:56:01 -04:00
|
|
|
const WatchpointArray* watchpoints;
|
2020-03-28 15:23:28 -04:00
|
|
|
bool uses_wall_clock;
|
2022-04-20 20:17:48 -04:00
|
|
|
|
|
|
|
|
static void SymbolicateBacktrace(Core::System& system, std::vector<BacktraceEntry>& out);
|
2022-06-06 12:56:01 -04:00
|
|
|
const Kernel::DebugWatchpoint* MatchingWatchpoint(
|
2023-03-17 21:26:04 -04:00
|
|
|
u64 addr, u64 size, Kernel::DebugWatchpointType access_type) const;
|
2022-05-31 14:37:37 -04:00
|
|
|
|
2023-06-12 21:34:25 -04:00
|
|
|
virtual HaltReason RunJit() = 0;
|
|
|
|
|
virtual HaltReason StepJit() = 0;
|
2022-05-31 14:37:37 -04:00
|
|
|
virtual u32 GetSvcNumber() const = 0;
|
2022-06-06 12:56:01 -04:00
|
|
|
virtual const Kernel::DebugWatchpoint* HaltedWatchpoint() const = 0;
|
|
|
|
|
virtual void RewindBreakpointInstruction() = 0;
|
2014-04-04 22:26:06 -04:00
|
|
|
};
|
2018-08-24 21:43:32 -04:00
|
|
|
|
|
|
|
|
} // namespace Core
|